We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 3832cfa commit 5e64d8aCopy full SHA for 5e64d8a
setup.py
@@ -17,6 +17,7 @@ def read(filename):
17
version=version,
18
description='Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms',
19
long_description=read('README.md'),
20
+ keywords = 'FPGA,Verilog HDL,Memory System Abstraction,IP-core,AMBA AXI4, FPGA-based Rapid Prototyping, Cycle-Accurate Simulation',
21
author='Shinya Takamaeda-Yamazaki',
22
author_email='shinya.takamaeda_at_gmail_com',
23
license="Apache License 2.0",
0 commit comments