Z80/8250.asm at master · bv73/Z80 · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
        ORG     #8000
;
MAIN    DI
        XOR     A
        OUT     (#FE),A
;       JR      MAIN2
        LD      A,#80
        LD      BC,#7B9F
        OUT     (C),A
        LD      A,(SPEED)
        ADD     A,A
        LD      E,A
        LD      D,0
        LD      HL,TABSPEED
        ADD     HL,DE
        LD      B,#78
        LD      A,(HL)
        OUT     (C),A
        INC     B
        INC     HL
        LD      A,(HL)
        OUT     (C),A
        LD      B,#7B
        LD      A,3
        OUT     (C),A
        LD      B,#78
        IN      A,(C)
        INC     B
        LD      A,0     ;SET_INT_MODEM
        OUT     (C),A
        LD      B,#7C
        LD      A,#03   ;ENABLE_INT; DTR_RTS
        OUT     (C),A
MAIN2
        EI
        LD      B,2
LOOP1   HALT
        DJNZ    LOOP1
        LD      BC,#38BF
        IN      A,(C)
        CP      #FF
        JR      NZ,NOERR        ;NOERROR
        LD      A,7
        OUT     (#FE),A
NOERR
        LD      BC,#789F
        LD      HL,#4000
        IN      A,(C)
        LD      (HL),A
        INC     B
        INC     HL
        IN      A,(C)
        LD      (HL),A
        INC     B
        INC     HL
        IN      A,(C)
        LD      (HL),A
        INC     B
        INC     HL
        IN      A,(C)
        LD      (HL),A
        INC     B
        INC     HL
        IN      A,(C)
        LD      (HL),A
        INC     B
        INC     HL
        IN      A,(C)
        LD      (HL),A
        INC     B
        INC     HL
        IN      A,(C)
        LD      (HL),A
        INC     B
        INC     HL
        JP      MAIN
        RET
SPEED   DEFB    1
TABSPEED  DEFW    #60,#30,#18,#0C,8,7,6,4,3,2