Synthesis Bugs in GENPC: Mismatch in CPU Address when SPR changes

[rsar97]

Hi,

We found a mismatch between the RTL and netlist in the or1200_genpc module. Whenever the SPR data changes, the CPU address is updated in the netlist, whereas in the RTL it is latched to the previous values.