Skip to content
View BennettTaylor's full-sized avatar

Block or report BennettTaylor

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. EmbeddedSystems EmbeddedSystems Public

    Work done for the BU ECE embedded systems course

    C 2

  2. bennetttaylor.github.io bennetttaylor.github.io Public

    My static portfolio website, hosted on GitHub Pages.

    JavaScript 1

  3. RV32I_Zicsr RV32I_Zicsr Public

    An open-source RISC-V base 32 integer core for the Artix A7 100T FPGA, capable of running FreeRTOS, written in Verilog.

    Verilog 1

  4. SparseMMM SparseMMM Public

    An investigation into high performance sparse matrix-matrix multiplication (MMM)

    C 1

  5. EC528-Fall-2024/async-batch-cloud-llms EC528-Fall-2024/async-batch-cloud-llms Public archive

    The vision of this project is to create an automated, scalable, and efficient asynchronous batch processing solution for cloud-based Large Language Models (LLMs).

    Python 4 2

  6. OperatingSystems OperatingSystems Public

    Implementations for common OS subsystems including a command line parser, shell, file system, multithreading, and COW TLS. Implemented in user space, to see kernel level development for Linux check…

    C 1