Skip to content
@HoneyGol-Microsystems

HoneyGol Microsystems

HoneyGol Microsystems

This organization hosts mainly VESP-related projects.

The VESP is a RISC-V microprocessor designed at FIT CTU in Prague as a student project.

Popular repositories Loading

  1. vesp-alpha vesp-alpha Public archive

    RISC-V based student processor for embedded applications.

    SystemVerilog 3

  2. riscv-tests riscv-tests Public

    Forked from riscv-software-src/riscv-tests

    C 1

  3. jtag-example-basys3 jtag-example-basys3 Public

    Forked from freecores/jtag

    JTAG Test Access Port (TAP)

    Verilog 1

  4. vesp-jtag vesp-jtag Public

    Forked from diegoherranz/steppenprobe

    Open Source Hardware JTAG/UART/GPIO interface board

    1

  5. vesp-beta vesp-beta Public

    Single-cycle simplistic RISC-V RV32IMZicsr CPU accompanied by Wishbone SoC for educational purposes.

    C

  6. wb-modules wb-modules Public

    Various Wishbone modules for VESP project.

    SystemVerilog

Repositories

Showing 10 of 17 repositories

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Top languages

Loading…

Most used topics

Loading…