This organization hosts mainly VESP-related projects.
The VESP is a RISC-V microprocessor designed at FIT CTU in Prague as a student project.
This organization hosts mainly VESP-related projects.
The VESP is a RISC-V microprocessor designed at FIT CTU in Prague as a student project.
RISC-V based student processor for embedded applications.
SystemVerilog 3
Forked from freecores/jtag
JTAG Test Access Port (TAP)
Verilog 1
Forked from diegoherranz/steppenprobe
Open Source Hardware JTAG/UART/GPIO interface board
Single-cycle simplistic RISC-V RV32IMZicsr CPU accompanied by Wishbone SoC for educational purposes.
C
Single-cycle simplistic RISC-V RV32IMZicsr CPU accompanied by Wishbone SoC for educational purposes.
Apache NuttX is a mature, real-time embedded operating system (RTOS)
Apache NuttX Apps is a collection of tools, shells, network utilities, libraries, interpreters and can be used with the NuttX RTOS
SD-Card controller, using either SPI, SDIO, or eMMC interfaces
Common SystemVerilog components of PULP platform.
This organization has no public members. You must be a member to see who’s a part of this organization.
Loading…
Loading…