You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
FPGA compatible cores of Toaplan Version 2 arcade hardware titles for MiSTerFPGA and OpenFPGA written by atrac17. Based on the Raizing FPGA implementation by Pramod Somashekar.
Implementation references TP-023 schematics and verified against Teki Paki (TP-020), Dogyūn!! (TP-022), Knuckle Bash (TP-023), Tatsujin Ō (TP-024), FixEight (TP-026) and Batsugun (TP-030).
The intent is for these cores to be a 1:1 playable implementation of Toaplan V2 hardware titles. Currently in beta state and in active development.