SystemVerilog: allow assignment of new to any class type#1393

tautschnig merged 1 commit intomaindiffblue/hw-cbmc:mainfrom

new-to-classdiffblue/hw-cbmc:new-to-classCopy head branch name to clipboard