Skip to content
View efeyitim's full-sized avatar
💭
Keep It Synchronous, Stupid
💭
Keep It Synchronous, Stupid
4 followers · 11 following

Block or report efeyitim

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. FPGAProjects FPGAProjects Public

    This repo contains my own IP library and FPGA projects implemented on boards Terasic DE0-CV/Digilent Zybo/Microchip M2S010-MKR-KIT.

    VHDL 3 1