Increase the handover jump time and tries#177
Draft
akodanka wants to merge 1 commit intoprojectceladon:celadon/u/mr0/masterfrom
Draft
Increase the handover jump time and tries#177akodanka wants to merge 1 commit intoprojectceladon:celadon/u/mr0/masterfrom
akodanka wants to merge 1 commit intoprojectceladon:celadon/u/mr0/masterfrom
Conversation
This patch increases the handover jump time from bootloader and number of tries to a decent number since Celadon boot with coreboot is causing timing issue. Tests Done: Build and flash and boot on MTL REX board with coreboot Tracked-On: OAM-125613 Signed-off-by: N Shyjumon <shyjumon.n@intel.com> Signed-off-by: Tanuj Tekriwal <tanuj.tekriwal@intel.com>
|
Improper Commit Message |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This patch increases the handover jump time from bootloader and number of tries to a decent number since Celadon boot with coreboot is causing timing issue.
Tests Done: Build and flash and boot on MTL REX board with coreboot