Skip to content
View pu-cc's full-sized avatar
  • Cologne Chip AG
  • Köln, Germany

Organizations

@colognechip

Block or report pu-cc

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. enxor-logic-analyzer enxor-logic-analyzer Public

    Forked from lekgolo167/enxor-logic-analyzer

    FPGA Logic Analyzer and GUI

    Verilog 3

  2. gm_serdes_lb gm_serdes_lb Public

    Playground for various GateMate FPGA SerDes loopback tests

    Python 3

  3. gm_gpio_ringosc gm_gpio_ringosc Public

    GPIO stress tests for GateMate FPGA to evaluate 3.3V tolerance on 2.5V-rated pins

    Verilog 3

  4. tinydfu-bootloader tinydfu-bootloader Public

    Forked from machdyne/tinydfu-bootloader

    USB DFU Bootloader for small FPGAs

    Verilog 3 1

  5. prjpeppercorn prjpeppercorn Public

    Forked from YosysHQ/prjpeppercorn

    Project Peppercorn - GateMate FPGA Bitstream Documentation

    Python 2

  6. liteeth liteeth Public

    Forked from enjoy-digital/liteeth

    Small footprint and configurable Ethernet core

    Python 2