Skip to content

feat(RV64): implement and register interrupt controller#676

Open
PeterWrighten wants to merge 2 commits intomainfrom
rv64-interrupt-controller
Open

feat(RV64): implement and register interrupt controller#676
PeterWrighten wants to merge 2 commits intomainfrom
rv64-interrupt-controller

Conversation

@PeterWrighten
Copy link
Copy Markdown
Contributor

Description

In order to close #487

Related links

How was this PR tested?

Notes for reviewers

Enigamict and others added 2 commits March 31, 2026 21:09
Signed-off-by: Enigamict <atsuki.takata@tier4.jp>
- Add RiscvPlic implementing InterruptController trait via RISC-V PLIC
- Add ACLINT-based IPI (send_ipi, send_ipi_broadcast) via MSIP registers
- Add M-mode trap handler in boot.S for IPI and timer interrupt routing
- Add handle_irqs() for RISC-V to dispatch IRQs from M-mode trap handler
- Add init_non_primary() per-hart PLIC threshold and software interrupt setup
- Register PLIC during primary hart boot sequence
- Expose NUM_CPUS for per-CPU IPI targeting
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Register interrupt controller for RV64

2 participants