RTL-to-GDSII implementation of a 16-bit ALU with PPA optimization using OpenLane (Sky130)
-
Updated
Feb 26, 2026 - Verilog
RTL-to-GDSII implementation of a 16-bit ALU with PPA optimization using OpenLane (Sky130)
Add a description, image, and links to the physcial-design topic page so that developers can more easily learn about it.
To associate your repository with the physcial-design topic, visit your repo's landing page and select "manage topics."