Verilog implementation of a 4-bit adder/subtractor using combinational logic with testbench and simulation output.
-
Updated
May 28, 2025 - SystemVerilog
Verilog implementation of a 4-bit adder/subtractor using combinational logic with testbench and simulation output.
Verilog implementations of a 4-bit adder using behavioral, dataflow, and structural modeling styles, along with corresponding testbenches and block diagrams. This project demonstrates the design and simulation of digital adders as part of an academic lab experiment.
Add a description, image, and links to the structural-modeling topic page so that developers can more easily learn about it.
To associate your repository with the structural-modeling topic, visit your repo's landing page and select "manage topics."