VHDL implementation of a UART transmitter module developed for the Integrated Systems Design II course (PUCRS). Includes 8-bit parallel-to-serial conversion, FSM control, baud rate selection (9600–57600 bps), synthesis scripts, testbench, and timing/power/area reports.

The module featuring two RF switches. Designed for radio transceivers with separate input and output.