VHDL Logic Gates with Testbench – single-level project for simulation & learning
-
Updated
Jul 10, 2025 - VHDL
VHDL Logic Gates with Testbench – single-level project for simulation & learning
🚀 Design and simulate digital circuits with VHDL using p5.js for interactive visualizations and educational insights.
Add a description, image, and links to the vhdl-simulation topic page so that developers can more easily learn about it.
To associate your repository with the vhdl-simulation topic, visit your repo's landing page and select "manage topics."