I'm making a hardware implementation of the classic RRT algorithm to learn Verilog and hardware design!
So far, I have built a simple visualization and a CPU implementation in Rust. The Verilog implementation is in progress!
-
Notifications
You must be signed in to change notification settings - Fork 0
utkudotdev/rrt-fpga
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Rust + FPGA implementation of RRT
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published